

# Research of the Electrical Characteristics Polysilicon on Insulator Thin Films

Ilya V. Nelyubin<sup>1</sup>, Olga V. Naumova<sup>2</sup>, Boris I. Fomin<sup>2</sup>

<sup>1</sup>Novosibirsk State Technical University, Novosibirsk, Russia

<sup>2</sup>Rzhanov Institute of Semiconductor Physics, Siberian Branch of Russian Academy of Science, Novosibirsk, Russia

**Abstract** – The electrical properties of polysilicon on insulator thin films (with a thickness 30-100 nm), which define a wide range of applications in electronic devices, were studied. Polysilicon thin film transistors are manufactured by a standard cheap technology that makes possible a mass production of semiconductor devices. The effective carrier mobility and state density in polysilicon thin film grown by CVD on SiO<sub>2</sub>/Si substrate and their dependence on the conditions of fabrication of PolySi/SiO<sub>2</sub> heterointerfaces and on the film thickness were determined. It is shown that transistors fabricated using test films provide low leakage current and high I<sub>ON</sub>/I<sub>OFF</sub> ratio.

**Index Terms** – Polysilicon, thin films, MOSFET.

## I. INTRODUCTION

AT THE PRESENT time, thin films of polysilicon and polysilicon thin film transistors have a wide usage in electronics - flexible electronic devices [1], organic light-emitting diode displays (OLED), active matrix liquid crystals displays (AMLCD) and large displays [2], solar cells [3], logical elements [4] and, recently, biosensors [5]. What is the reason of wide use of such transistors? First, they are manufactured by a standard silicon technology that makes possible a mass production of such devices. Furthermore, the process of deposition of polysilicon on Si, Si/SiO<sub>2</sub> substrates and flexible substrates (such as glass, plastic, or polymers [6]) is extremely cheap.

Along with the advantages of polysilicon thin film transistors, there are some drawbacks. The most important drawback is presence of a grain boundary in polysilicon (GB, the interface between differently oriented crystallites). The presence of potential barrier on GB ( $\Delta E_C$ ) leads to decrease in polysilicon film conductivity  $\sigma$  with exponential dependence on  $\Delta E_C$ . Besides, the conductivity linearly depends on the grain size  $L_{GR}$  in polysilicon [7]. So we get:

$$\sigma \sim L_{GR} \exp\left(-\frac{\Delta E_C}{kT}\right) \quad (1)$$

The presence of the potential barrier and a high interface state density on GB in polysilicon films lead to a degradation of charge carrier mobility and conductivity of the films.

As is known, the parameters of MOSFET (metal-oxide-semiconductor field effect transistors) such as threshold voltage  $V_T$ , flat band voltage  $V_{FB}$ , subthreshold slope  $S$ , leakage current  $I_{LK}$ , etc. can be extracted from their current-

voltage characteristics. Parameters of the Si/SiO<sub>2</sub> system such as charge carrier mobility  $\mu$ , concentration of dopant  $N_D$ , interface state density  $D_{IT}$  and charge in the dielectric  $Q_{BOX}$  [8] can be extracted from parameters of the transistors. A fundamental feature of transistors on fully depleted silicon films is an interrelation of potential on opposite SiO<sub>2</sub>/Si/SiO<sub>2</sub> interfaces [9]. Because of this effect, it is impossible to determine the parameters of a single interface not knowing the parameters of the second interface and not minimizing the contribution of the second interface. This problem is also typical for polysilicon thin film transistors. The solution of this problem is the creation of a certain controlled state of one of the Si/SiO<sub>2</sub> heterointerfaces using double-gate transistors. The double-gate transistors based on not depleting films allow to determine parameters of polysilicon films on both of the film/dielectric heterointerfaces independently.

Typically, the process technology of polysilicon thin film transistors begins with the deposition of amorphous silicon, in particular by chemical vapor deposition (a-Si, CVD, 580 °C), on various substrates. Different techniques like high temperature annealing, plasma annealing with different plasma composition (H<sub>2</sub> [10], NH<sub>3</sub>, [4] et. al), ion implantation [11], excimer laser annealing [12], copper vapor laser annealing [13] etc. are used in fabrication of polysilicon films. The laser crystallization increases the grain size, and hence the carrier mobility and conductivity of films. It should be noted that high mobility and conductivity do not determine the performance of the most above listed devices. The most critical for the device performance parameters are low leakage currents and a high current ratio of the opened/closed state  $I_{ON}/I_{OFF}$  (the transistor's switching ability).

The purpose of this work is to study the polysilicon thin films properties with a thickness of less than 100 nm obtained by CVD and thermal annealing.

## II. PROBLEM DEFINITION

The tasks of this paper were to determine the electrical properties of polycrystalline silicon films:

- 1) near heterointerfaces obtained at different conditions of growth of the polysilicon on the oxidized substrate and of thermal oxidation of polysilicon;
- 2) depending on the polysilicon film's thickness – 27 nm, 47 nm, 100 nm.
- 3) depending on dopant concentration in range  $2 \cdot 10^{16}$  -  $1 \cdot 10^{17}$  cm<sup>-3</sup>;

4) comparing parameters of polysilicon on insulator films and silicon-on-insulator (SOI) films.

The initial amorphous silicon films were obtained by CVD process with thermal decomposition of monosilane  $\text{SiH}_4$  at  $T = 580^\circ\text{C}$ . Then, high temperature annealing was performed in an argon atmosphere at  $T = 900^\circ\text{C}$  for 20 minutes. Then, the n-channel transistors on the a-Si/SiO<sub>2</sub>/Si-sub structure were formed:

- with the top gate, TG (fig.1,a);
- with the free surface of the film (fig.1,b).

For comparison, the transistors based on silicon-on-insulator (SOI, fig. 1, c) were used. All transistors used the silicon substrate as the bottom gate BG.




Fig.1. Schematic image of a top gate transistor based on polysilicon on insulator (a) and an open surface transistor based on polysilicon on insulator (b) and SOI (c).

The design parameters of these transistors are given in table I.  $t_{\text{OX}}$  is the gate insulator thickness and  $t_{\text{BOX}}$  is the thickness of buried oxide.

TABLE I  
PARAMETERS OF STUDIED STRUCTURES

Parameters	Transistors with TG based on polysilicon	Transistor with open surface based on polysilicon on insulator	Transistor with open surface based on SOI
$t_{\text{film}}$ , nm	100	27 / 47	30
$t_{\text{BOX}}$ , nm	280	310 / 210	300
$t_{\text{OX}}$ , nm	76	-	-
L/W, $\mu\text{m}/\mu\text{m}$	100 / 100	10 / 10	10 / 3

Based on the  $I_{\text{DS}}(V_{\text{BG}})$  characteristics the following parameters of transistors have been defined:

- interface state density  $D_{\text{IT}}$  ( $\text{eV}^{-1}\text{cm}^{-2}$ );
- effective carrier mobility  $\mu$  ( $\text{cm}^2/\text{V}\cdot\text{s}$ ).

The mobility value was calculated from the expression for  $I_{\text{DS}}(V_{\text{BG}})$  dependence (2):

$$I_{\text{DS}} = \frac{W}{L} \mu_e C_{\text{OX}} (V_{\text{BG}} - V_{\text{TH}}) V_{\text{DS}} \exp\left(-\frac{\Delta E_C}{kT}\right), \quad (2)$$

where  $W$  is the width and  $L$  is the length of gate,  $C_{\text{OX}}$  is the capacity of dielectric,  $V_{\text{TH}}$  is threshold voltage,  $V_{\text{DS}}$  is pulling source-drain voltage,  $k$  is Boltzmann's constant and  $T$  is temperature.

The interface state density was calculated from the expression for the subthreshold slope  $S$  of  $I_{\text{DS}}(V_{\text{BG}})$  (3):

$$S = \ln 10 \cdot \frac{kT}{q} \left( \frac{C_{\text{IT}} + C_{\text{OX}} + C_{\text{Si}}}{C_{\text{OX}}} \right), \quad (3)$$

$$D_{\text{IT}} = qC_{\text{IT}}. \quad (4)$$

where  $C_{\text{IT}}$  is the interface state's capacity,  $C_{\text{Si}}$  is the silicon film capacity and  $q$  is the electron charge.

### III. RESULTS AND DISCUSSION

Fig. 2 shows the  $I_{\text{DS}}(V_{\text{BG}})$  characteristics of transistors based on undoped polysilicon film with thickness of 100 nm measured at different top gate voltages. It can be seen that:

- 1) leakage current  $I_{\text{LK}}$  of transistors at  $V_{\text{TG}} = 0$  is less than  $1 \cdot 10^{-11}$  A;
- 2)  $I_{\text{ON}}/I_{\text{OFF}} > 10^5$ ;
- 3) at higher  $V_{\text{TG}}$  values there is an additional constant current component in the  $V_{\text{BG}}$  voltage range of 0-80 V;
- 4) there is no shift characteristic on the voltages axis depending  $V_{\text{TG}}$ .




Fig. 2.  $I_{\text{DS}}(V_{\text{BG}})$  curves for polysilicon transistors with constant  $V_{\text{TG}}$  voltage: 0 V (1); -5 V (2); 10 V (3).  $V_{\text{DS}} = 1$  V.

Fig. 3 shows the  $I_{\text{DS}}(V_{\text{BG}})$  characteristics for transistors based on polysilicon film with thickness of 47 nm doped with arsenic at concentration in the range of  $2 \cdot 10^{16} - 1 \cdot 10^{17} \text{ cm}^{-3}$ . It can be seen that high  $I_{\text{ON}}/I_{\text{OFF}}$  values remain unchanged and leakage current  $I_{\text{LK}}$  is less than  $1 \cdot 10^{-11}$  A. The doping of films has little effect on characteristics. The shift of  $I_{\text{DS}}(V_{\text{BG}})$  characteristics along the voltage axis ( $\Delta V_{\text{T}}$  threshold voltage shift) is not more than 3 V. Note that the doping of monocrystalline silicon in such concentration range provides  $\Delta V_{\text{T}} \sim 6$  V.

Fig. 4. shows the  $I_{\text{DS}}(V_{\text{BG}})$  characteristics for transistors based on polysilicon film with thickness of 27 nm and on SOI with thickness of 30 nm. It can be seen that the films have similar leakage currents. Comparable  $I_{\text{ON}}/I_{\text{OFF}}$  values are observed at high  $V_{\text{DS}}$  voltage.




Fig. 3.  $I_{DS}(V_{BG})$  curves for polysilicon transistor with different doping concentration  $N_D$  ( $\text{cm}^{-3}$ ):  $2 \cdot 10^{16}$  (1);  $4 \cdot 10^{16}$  (2);  $8 \cdot 10^{16}$  (3);  $1 \cdot 10^{17}$  (4).  $V_{DS} = 1$  V.




Fig. 4.  $I_{DS}(V_{BG})$  curves for polysilicon thin film transistor with  $V_{DS} = 1$  V (1) and SOI-transistors with  $V_{DS} = 0.1$  V (2).

The appearance of the constant current component at higher  $V_{TG}$  values for the polysilicon film thickness of 100 nm (fig. 2) indicates that a conduction channel in film near the TG is formed. The absence of shift of characteristics on the  $V_{BG}$  voltage axis suggests that the potentials at the opposite interfaces are not related, i.e. undoped polysilicon film thickness of 100 nm is not depleting (film thickness  $t_{\text{film}}$  is greater than depletion region thickness  $t_{\text{sc}}$ ). The Debye length ( $L_D = \sqrt{\frac{kT\epsilon\epsilon_0}{q^2 N_D}}$ ) is less than 30 nm in such films because  $t_{\text{film}} > t_{\text{sc}} \sim 3L_D$ . It is clear that the doping concentration  $N_D$  of the film is greater than  $2 \cdot 10^{16} \text{ cm}^{-3}$ . The doping concentration in the range of  $2 \cdot 10^{16} - 1 \cdot 10^{17} \text{ cm}^{-3}$  (fig. 3) does not significantly change the conductivity of the film. This means that polysilicon film has many acceptor type interface states (more than  $1 \cdot 10^{17} \text{ cm}^{-3}$ ) which can compensate donor impurities. Thus, the acceptor type interface state density is not less than  $1 \cdot 10^{17} \text{ cm}^{-3}$  in the studied undoped polysilicon films.

Since the 100 nm thickness films are not depleting, we can determine the parameters of the film with the surrounding dielectrics independently. Note that it is possible to determine the carrier mobility in polysilicon films using equation (2) if the height of potential barrier at the GB is considerably (1-2 order of magnitude) less than heat potential  $kT$  (exponent tends to unity). The height of the barrier at GB decreases with increasing the gate voltage  $V_{BG}$  and pulling voltage  $V_{DS}$  [14]. As follows from fig. 4, comparable values in the open state  $I_{ON}$  for transistors on the polysilicon and SOI (i.e. condition when the potential barrier on the GB can be neglected) are observed for transistors on polysilicon at  $V_{DS}$  no less than 1 V. Therefore, the effective low field carrier mobility in polysilicon films was estimated at  $V_{DS} = 1$  V.

Table II presents the values of the effective state density and low field carrier mobility for the polysilicon films thickness of 30-100 nm. For comparison, the table II also gives the parameters for SOI film thickness of 30 nm.

TABLE II  
PARAMETERS OF POLYSILICON FILMS AND SOI

Film's thickness, nm	$D_{IT}$ , $\text{eV}^{-1}\text{cm}^{-2}$	$\mu_e$ , $\text{cm}^2/\text{V*s}$	
27	$3.72 \cdot 10^{12}$	2.1	
47	$7 \cdot 10^{12}$	2	
100	PolySi/Ox (interface with TG)	$2.4 \cdot 10^{12}$	3
	PolySi/BOX (interface with BG)	$4.7 \cdot 10^{12}$	3.1
30 (SOI)	$1 \cdot 10^{12}$	900	

It can be seen that the value of effective low field mobility is almost independent of the film thickness, and is about  $\sim 2-3 \text{ cm}^2/\text{V*s}$ . The effective interfaces state density for film thickness of 27 nm and 47 nm is  $3.7 \cdot 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  and  $7 \cdot 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$ , respectively. It should be noted that the interface state density in polysilicon is an effective value and is determined by the states on the PolySi/SiO<sub>2</sub> heterointerface and the states at the GB. Large values of  $D_{IT}$  for this film may be associated with the open surface. The transistors based on 100 nm polysilicon films are protected by a gate dielectric. The PolySi/Ox interface was formed during thermal oxidation of polysilicon, while the PolySi/BOX interface was formed by deposition of polysilicon on oxidized substrate. As can be seen from Table II,  $D_{IT}$  value for PolySi/Ox interface is almost 2 times less than for PolySi/BOX interface.

#### IV. CONCLUSION

The electrical properties of polysilicon thin films with thickness of 27, 47, and 100 nm grown by CVD process on SiO<sub>2</sub>/Si substrates were investigated. It is shown that the

effective state density at the interfaces with dielectric and grain boundaries of film is equal to  $2.4 \cdot 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$  and  $4.7 \cdot 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$  for heterointerfaces, fabricated by thermal oxidation of polysilicon and by deposition of polysilicon on oxidized substrate, respectively. The value of effective low-field carrier mobility does not depend on film thickness and is about  $2\text{-}3 \text{ cm}^2/\text{V}\cdot\text{s}$ . However, transistors based on such polysilicon films have low leakage currents ( $I_{\text{LK}} < 1 \cdot 10^{-11} \text{ A}$ ) and a high switching ability ( $I_{\text{ON}}/I_{\text{OFF}} > 10^5$ ) that define their usage in many electronic devices.

## REFERENCES

- [1] Good D. A. Novel process for Poly-Si Thin Film Transistors on Plastic Substrates // A Dissertation sunlimited in partial satisfaction of the requirements for the degree of Doctor of Philosophy, University of California, Berkeley, 2007, p.31.
- [2] Brotherton S. D. Polycrystalline Silicon Thin Film Transistors (Poly-Si TFTs) // Handbook of Visual Display Technology, 2015, p.2.
- [3] Brazil L., Green M. A. et al. Investigating polysilicon thin film structural changes during rapid thermal annealing of a thin film crystalline silicon on glass solar cell // J Mater Sci.: Mater Electron, 21, 2010, p.994.
- [4] Lin Y-H., Chou J-C., Chao T-S. et al.  $\text{NH}_3$  Plasma Treatment for Flash Memory on Poly-Si Thin Films // International Symposium on Computer, Consumer and Control, 2012, p. 825.
- [5] Hakim M. M. A., Lombardini M., Sun K, et.al. Thin Film Polycrystalline Nanowire Biosensors // Nano letters, 2012, 12, p. 1868.
- [6] [2], p.i.
- [7] Scheller L.-P., Nickel N.H. Charge transport polycrystalline silicon thin-films on glass substrate // Journal of Applied Physics, 2012, 112, pp. 137136-137137.
- [8] Hovel H.J. Si film electrical characterization in SOI substrates by HgFET technique // Solid-state electronics, 2003, 47, pp. 1313-1315.
- [9] Lim H-K., Fossum J.G. Treshold Voltage of Thin-Film Silicon-on-Insulator (SOI) MOSFET's // IEEE Transactions on electron devices, 1983, 10, p. 1244-1246.
- [10] [2], pp. 22-23.
- [11] [2], pp. 29-33.
- [12] [2], pp. 10-12.
- [13] [2], pp.73.
- [14] Dimidrias C.A., Tassis D.H. On the threshold voltage and channel conductance of polycrystalline silicon thin-film transistors // Journal of Applied Physics, 1996, 49, pp. 4431- 4434.



**Ilya Vadimovich Nelyubin** was born 1993 in s. Bada, Chita Region. At 2012 entered the Novosibirsk State Technical University in the specialty "Nanotechnologies and Microsystems technique". Currently a 4th years students of the Department of Semiconductor devices and microelectronics faculty of Radio Engineering and Electronics of NSTU. Research interests – nanotechnology for electronics.